christoph/quartus-8-bit-cpu
1
Fork 0
Code Activity
18 Commits 1 Branch 0 Tags
72f7f6ca186fe3e96b65a537c5276a8a40c899e6
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
ChUrl 72f7f6ca18 Parametrize the counter bit width
2023-03-30 00:21:15 +02:00
.gitignore
Add .gitignore
2023-03-27 23:29:39 +02:00
ALU_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ALU.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
Counter_TestBench.sv
Implement Counter TestBench
2023-03-29 17:08:24 +02:00
Counter.sv
Parametrize the counter bit width
2023-03-30 00:21:15 +02:00
CPU_nativelink_simulation.rpt
Update Quartus project files
2023-03-29 15:59:23 +02:00
CPU.qsf
Implement Counter TestBench
2023-03-29 17:08:24 +02:00
Decoder_TestBench.sv
Implement CPU "cycle" decoder
2023-03-30 00:21:01 +02:00
Decoder.sv
Implement CPU "cycle" decoder
2023-03-30 00:21:01 +02:00
LogicalUnit_TestBench.sv
Implement TestBench for LogicalUnit
2023-03-29 13:57:15 +02:00
LogicalUnit.sv
Fix sensitivity list of LogicalUnit
2023-03-29 13:54:56 +02:00
Quartus_CPU.qpf
Add Quartus project files
2023-03-27 23:30:38 +02:00
RegisterFile_TestBench.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
RegisterFile.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
ROM.sv
Implement an example program using ROM
2023-03-29 19:28:32 +02:00
Description
No description provided
54 KiB
Languages
SystemVerilog 100%