This website requires JavaScript.
Explore
Help
Sign In
christoph
/
quartus-8-bit-cpu
Watch
1
Fork
0
You've already forked quartus-8-bit-cpu
Code
Activity
12
Commits
1
Branch
0
Tags
6366984b5000782531738a317e45bd1713bfb3b0
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
ChUrl
6366984b50
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
.gitignore
Add .gitignore
2023-03-27 23:29:39 +02:00
ALU_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ALU.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
Counter.sv
Implement ALU/Register components
2023-03-23 21:51:50 +01:00
CPU_nativelink_simulation.rpt
Add Quartus project files
2023-03-27 23:30:38 +02:00
CPU.qsf
Add Quartus project files
2023-03-27 23:30:38 +02:00
CPU.qws
Add Quartus project files
2023-03-27 23:30:38 +02:00
LogicalUnit_TestBench.sv
Implement TestBench for LogicalUnit
2023-03-29 13:57:15 +02:00
LogicalUnit.sv
Fix sensitivity list of LogicalUnit
2023-03-29 13:54:56 +02:00
Quartus_CPU.qpf
Add Quartus project files
2023-03-27 23:30:38 +02:00
RegisterFile_TestBench.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
RegisterFile.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
Description
No description provided
54
KiB
Languages
SystemVerilog
100%
