This website requires JavaScript.
Explore
Help
Sign In
christoph
/
quartus-8-bit-cpu
Watch
1
Fork
0
Code
Activity
13
Commits
1
Branch
0
Tags
0ba622d9c0198b3b6bdd209b194785283a8ecb74
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
christoph
0ba622d9c0
Update Quartus project files
2023-03-29 15:59:23 +02:00
.gitignore
Add .gitignore
2023-03-27 23:29:39 +02:00
ALU_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ALU.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ArithmeticUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit_TestBench.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
ConditionalUnit.sv
Add missing "signed" to ALU ports/connections
2023-03-29 15:03:20 +02:00
Counter.sv
Implement ALU/Register components
2023-03-23 21:51:50 +01:00
CPU_nativelink_simulation.rpt
Update Quartus project files
2023-03-29 15:59:23 +02:00
CPU.qsf
Update Quartus project files
2023-03-29 15:59:23 +02:00
LogicalUnit_TestBench.sv
Implement TestBench for LogicalUnit
2023-03-29 13:57:15 +02:00
LogicalUnit.sv
Fix sensitivity list of LogicalUnit
2023-03-29 13:54:56 +02:00
Quartus_CPU.qpf
Add Quartus project files
2023-03-27 23:30:38 +02:00
RegisterFile_TestBench.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
RegisterFile.sv
Implement RegisterFile TestBench
2023-03-29 15:59:09 +02:00
S
Description
No description provided
55
KiB
Languages
SystemVerilog
100%
