christoph/logisim-assembler
1
Fork 0
Code Activity

Add readme

Browse Source
This commit is contained in:
Christoph Urlacher
2023-03-29 18:40:14 +02:00
parent d9b615b29b
commit 79bf2db028
1 changed files with 31 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
README.md Normal file
View File

@ -0,0 +1,31 @@
# README
Small assembler that generates Logisim readable memory files for [this](https://gitlab.com/ChUrl/logisim-cpu).
**Since I stopped using Logisim for the CPU design, this repository is succeeded by [this](https://gitlab.com/ChUrl/systemverilog-rom-assembler).**
## Usage
`lasm -i <inputfile> -o <outputfile>`
## Instructionset
| Instruction | 1. Operand | 2. Operand | Note |
|-------------|-----------------------------|-----------------|----------------------------------------|
| MOV | Constant or Source Register | Target Register | |
| AND | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| OR | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| NAND | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| NOR | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| ADD | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| SUB | NONE | NONE | Works on reg1 and reg2, result in reg3 |
| JMP | NONE | NONE | Works on reg3 |
| JEQ | NONE | NONE | Works on reg3 |
| JLE | NONE | NONE | Works on reg3 |
| JLEQ | NONE | NONE | Works on reg3 |
| NOP | NONE | NONE | Works on reg3 |
| JNEQ | NONE | NONE | Works on reg3 |
| JGR | NONE | NONE | Works on reg3 |
| JGEQ | NONE | NONE | Works on reg3 |
Line comments are recognized, indicated by '#'