dongsheng28849455
e517dbc7b2
XIP adaptation for xtensa platform ( #1636 )
...
Add macro WASM_ENABLE_WORD_ALING_READ to enable reading
1/2/4 and n bytes data from vram buffer, which requires 4-byte addr
alignment reading.
Eliminate XIP AOT relocations related to the below ones:
i32_div_u, f32_min, f32_max, f32_ceil, f32_floor, f32_trunc, f32_rint
2022-10-31 17:25:24 +08:00
..
2022-09-20 14:43:29 +08:00
2022-08-29 18:01:19 +08:00
2022-10-24 10:20:05 +08:00
2022-06-20 13:13:41 +08:00
2022-10-18 20:17:34 +08:00
2021-10-13 15:13:00 +08:00
2021-10-13 15:13:00 +08:00
2022-10-18 10:59:28 +08:00
2021-10-13 15:13:00 +08:00
2022-06-28 14:53:01 +08:00
2021-10-13 15:13:00 +08:00
2021-12-16 21:39:23 +08:00
2021-10-13 15:13:00 +08:00
2022-10-18 10:59:28 +08:00
2021-10-13 15:13:00 +08:00
2022-10-18 20:17:34 +08:00
2021-10-13 15:13:00 +08:00
2022-10-18 20:17:34 +08:00
2021-10-13 15:13:00 +08:00
2022-10-31 17:25:24 +08:00
2021-10-13 15:13:00 +08:00
2021-10-13 15:13:00 +08:00
2021-10-13 15:13:00 +08:00
2022-10-19 17:11:38 +08:00
2021-10-13 15:13:00 +08:00
2022-10-19 17:11:38 +08:00
2021-10-13 15:13:00 +08:00
2022-10-18 20:17:34 +08:00
2022-10-27 09:28:32 +08:00
2022-10-18 20:17:34 +08:00
2022-10-18 20:17:34 +08:00
2022-10-18 20:17:34 +08:00
2021-10-26 16:32:52 +08:00
2022-10-18 10:59:28 +08:00
2021-11-30 17:10:14 +08:00