From 0ba622d9c0198b3b6bdd209b194785283a8ecb74 Mon Sep 17 00:00:00 2001 From: ChUrl Date: Wed, 29 Mar 2023 15:59:23 +0200 Subject: [PATCH] Update Quartus project files --- CPU.qsf | 27 +++++++++++++++++++++------ CPU.qws | Bin 3011 -> 0 bytes CPU_nativelink_simulation.rpt | 2 +- 3 files changed, 22 insertions(+), 7 deletions(-) delete mode 100644 CPU.qws diff --git a/CPU.qsf b/CPU.qsf index c295d6b..d951bea 100644 --- a/CPU.qsf +++ b/CPU.qsf @@ -39,7 +39,7 @@ set_global_assignment -name FAMILY "Cyclone V" set_global_assignment -name DEVICE 5CGXFC5C6F27C7 -set_global_assignment -name TOP_LEVEL_ENTITY LogicalUnit_TestBench +set_global_assignment -name TOP_LEVEL_ENTITY RegisterFile_TestBench set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1 set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:27:08 MäRZ 23, 2023" set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition" @@ -65,9 +65,8 @@ set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005 set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF -set_global_assignment -name SYSTEMVERILOG_FILE ALU_TestBench.sv set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation -set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH LogicalUnit_TestBench -section_id eda_simulation +set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH RegisterFile_TestBench -section_id eda_simulation set_global_assignment -name EDA_TEST_BENCH_NAME ALU_TestBench -section_id eda_simulation set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ALU_TestBench set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ALU_TestBench -section_id ALU_TestBench @@ -76,13 +75,29 @@ set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON set_global_assignment -name SMART_RECOMPILE ON set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 10000 set_global_assignment -name BOARD "Cyclone V GX Starter Kit" +set_global_assignment -name EDA_TEST_BENCH_NAME LogicalUnit_TestBench -section_id eda_simulation +set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id LogicalUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME LogicalUnit_TestBench -section_id LogicalUnit_TestBench set_global_assignment -name SYSTEMVERILOG_FILE LogicalUnit_TestBench.sv +set_global_assignment -name SYSTEMVERILOG_FILE ArithmeticUnit_TestBench.sv +set_global_assignment -name EDA_TEST_BENCH_NAME ArithmeticUnit_TestBench -section_id eda_simulation +set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ArithmeticUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ArithmeticUnit_TestBench -section_id ArithmeticUnit_TestBench +set_global_assignment -name SYSTEMVERILOG_FILE ALU_TestBench.sv +set_global_assignment -name SYSTEMVERILOG_FILE ConditionalUnit_TestBench.sv +set_global_assignment -name EDA_TEST_BENCH_NAME ConditionalUnit_TestBench -section_id eda_simulation +set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ConditionalUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ConditionalUnit_TestBench -section_id ConditionalUnit_TestBench +set_global_assignment -name SYSTEMVERILOG_FILE RegisterFile_TestBench.sv +set_global_assignment -name EDA_TEST_BENCH_NAME RegisterFile_TestBench -section_id eda_simulation +set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id RegisterFile_TestBench +set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME RegisterFile_TestBench -section_id RegisterFile_TestBench set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top set_global_assignment -name EDA_TEST_BENCH_FILE ALU_TestBench.sv -section_id ALU_TestBench -set_global_assignment -name EDA_TEST_BENCH_NAME LogicalUnit_TestBench -section_id eda_simulation -set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id LogicalUnit_TestBench -set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME LogicalUnit_TestBench -section_id LogicalUnit_TestBench set_global_assignment -name EDA_TEST_BENCH_FILE LogicalUnit_TestBench.sv -section_id LogicalUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_FILE ArithmeticUnit_TestBench.sv -section_id ArithmeticUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_FILE ConditionalUnit_TestBench.sv -section_id ConditionalUnit_TestBench +set_global_assignment -name EDA_TEST_BENCH_FILE RegisterFile_TestBench.sv -section_id RegisterFile_TestBench set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/CPU.qws b/CPU.qws deleted file mode 100644 index ba8e725c0b2f79b23c2997f9ab0f06b6259db14d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 3011 zcmeH}!A=xG5QhI*R^ow!Cr=za7_u=LGU%%7O-b;?$-tT5&bV$?*>zcw#1J@}7@q=; z`Ubp!7q6ap5J3F?W`>vvtbuGIG24@xnyRj@uI~BM{Xea#Xw!P5Rjq5F6@5@weRZ&U z_?pTHsv=W*rbR7lmYxmlJGs50C1N~w9=*nh*Jm-)jOePRHr`d{Sf;;CWRWAepnq7- z8_d0^k7Rs6&ilMGbf!4iO(lHQ^-v8Y))S?{AM24`@g#aow55(TG^efd+9Dj$CtfFr zj{TAfGl;jOUTv>fFIN)=>=$}(mdusid5j~=l8HLN9cmmPS?tbK>-gl3($TYApW zjB*{)ROh^)P#Objdci)n*y$_G;&`7KD9=UkiVkcs~n>y2YC1i*9kQ_ zDpc7%Ma>2FsLz$5=ieAHe;kR|4l&gkkn&ZU+?6IibKaEf96_T-%%yL{b5S(8N6`zE zIKHj)Pj9Q@oCzpeFDy>RUl!Zpnm3A4_=