97534f7a19
This is temporary; we need a proper configuration tool for this. - AspectConfig.hpp moves to config/AspectConfig.hpp.in - generate configuration in build tree git-svn-id: https://www4.informatik.uni-erlangen.de/i4svn/danceos/trunk/devel/fail@958 8c4709b5-6ec9-48aa-a5cd-a96041d1645a
147 lines
4.5 KiB
Plaintext
147 lines
4.5 KiB
Plaintext
#ifndef __MEM_EVENTS_AH__
|
|
#define __MEM_EVENTS_AH__
|
|
|
|
#include <iostream>
|
|
#include "config/AspectConfig.hpp"
|
|
|
|
#if defined(CONFIG_EVENT_MEMREAD) || defined(CONFIG_EVENT_MEMWRITE)
|
|
|
|
#include "../../../bochs/bochs.h"
|
|
#include "../../../bochs/cpu/cpu.h"
|
|
#include "../SALInst.hpp"
|
|
|
|
#include "bochs_helpers.hpp"
|
|
|
|
// FIXME we currently assume a "flat" memory model and ignore the segment
|
|
// parameter of all memory accesses
|
|
// TODO instruction fetch?
|
|
// TODO warn on uncovered memory accesses
|
|
aspect MemEvents
|
|
{
|
|
sal::address_t rmw_address;
|
|
|
|
pointcut write_methods() =
|
|
"% ...::bx_cpu_c::write_virtual_%(...)" && // -> access32/64.cc
|
|
// not an actual memory access:
|
|
!"% ...::bx_cpu_c::write_virtual_checks(...)";
|
|
pointcut write_methods_RMW() =
|
|
"% ...::bx_cpu_c::write_RMW_virtual_%(...)";
|
|
pointcut write_methods_new_stack() =
|
|
"% ...::bx_cpu_c::write_new_stack_%(...)" && // -> access32.cc
|
|
!"% ...::bx_cpu_c::write_new_stack_%_64(...)";
|
|
pointcut write_methods_new_stack_64() =
|
|
"% ...::bx_cpu_c::write_new_stack_%_64(...)"; // -> access64.cc
|
|
pointcut write_methods_system() =
|
|
"% ...::bx_cpu_c::system_write_%(...)"; // -> access.cc
|
|
// FIXME not covered:
|
|
/* "% ...::bx_cpu_c::v2h_write_byte(...)"; // -> access.cc */
|
|
|
|
pointcut read_methods() =
|
|
"% ...::bx_cpu_c::read_virtual_%(...)" &&
|
|
// sizeof() doesn't work here (see next pointcut)
|
|
!"% ...::bx_cpu_c::read_virtual_dqword_%(...)" && // -> access32/64.cc
|
|
// not an actual memory access:
|
|
!"% ...::bx_cpu_c::read_virtual_checks(...)";
|
|
pointcut read_methods_dqword() =
|
|
"% ...::bx_cpu_c::read_virtual_dqword_%(...)"; // -> access32/64.cc
|
|
pointcut read_methods_RMW() =
|
|
"% ...::bx_cpu_c::read_RMW_virtual_%(...)";
|
|
pointcut read_methods_system() =
|
|
"% ...::bx_cpu_c::system_read_%(...)"; // -> access.cc
|
|
// FIXME not covered:
|
|
/* "% ...::bx_cpu_c::v2h_read_byte(...)"; // -> access.cc */
|
|
|
|
//
|
|
// Fire a memory-write-event each time the guest system requests
|
|
// to write data to RAM:
|
|
//
|
|
// Event source: "memory write access"
|
|
//
|
|
#ifdef CONFIG_EVENT_MEMWRITE
|
|
advice execution (write_methods()) : after () {
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<1>()), sizeof(*(tjp->arg<2>())), true,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
|
|
advice execution (write_methods_RMW()) : after () {
|
|
sal::simulator.onMemoryAccessEvent(
|
|
rmw_address, sizeof(*(tjp->arg<0>())), true,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
|
|
advice execution (write_methods_new_stack()) : after () {
|
|
std::cerr << "WOOOOOT write_methods_new_stack" << std::endl;
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<1>()), sizeof(*(tjp->arg<3>())), true,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
|
|
advice execution (write_methods_new_stack_64()) : after () {
|
|
std::cerr << "WOOOOOT write_methods_new_stack_64" << std::endl;
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<0>()), sizeof(*(tjp->arg<2>())), true,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
|
|
advice execution (write_methods_system()) : after () {
|
|
// We don't do anything here for now: This type of memory
|
|
// access is used when the hardware itself needs to access
|
|
// memory (e.g., to read vectors from the interrupt vector
|
|
// table).
|
|
/*
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<0>()), sizeof(*(tjp->arg<1>())), true,
|
|
getCPU(tjp->that())->prev_rip);
|
|
*/
|
|
}
|
|
#endif
|
|
|
|
//
|
|
// Fire a memory-read-event each time the guest system requests
|
|
// to read data in RAM:
|
|
//
|
|
// Event source: "memory read access"
|
|
//
|
|
#ifdef CONFIG_EVENT_MEMREAD
|
|
advice execution (read_methods()) : before () {
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<1>()), sizeof(*(tjp->result())), false,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
|
|
advice execution (read_methods_dqword()) : before () {
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<1>()), 16, false,
|
|
getCPU(tjp->that())->prev_rip);
|
|
}
|
|
#endif
|
|
|
|
advice execution (read_methods_RMW()) : before () {
|
|
rmw_address = *(tjp->arg<1>());
|
|
#ifdef CONFIG_EVENT_MEMREAD
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<1>()), sizeof(*(tjp->result())), false,
|
|
getCPU(tjp->that())->prev_rip);
|
|
#endif
|
|
}
|
|
|
|
#ifdef CONFIG_EVENT_MEMREAD
|
|
advice execution (read_methods_system()) : before () {
|
|
// We don't do anything here for now: This type of memory
|
|
// access is used when the hardware itself needs to access
|
|
// memory (e.g., to read vectors from the interrupt vector
|
|
// table).
|
|
/*
|
|
sal::simulator.onMemoryAccessEvent(
|
|
*(tjp->arg<0>()), sizeof(*(tjp->result())), false,
|
|
getCPU(tjp->that())->prev_rip);
|
|
*/
|
|
}
|
|
#endif
|
|
};
|
|
|
|
#endif // CONFIG_EVENT_MEMACCESS
|
|
|
|
#endif /* __MEM_EVENTS_AH__ */
|