christoph/fail
1
Fork 0
Code Releases Activity

qemu: IOPortListener

Browse Source 
git-svn-id: https://www4.informatik.uni-erlangen.de/i4svn/danceos/trunk/devel/fail@1622 8c4709b5-6ec9-48aa-a5cd-a96041d1645a
This commit is contained in:
hsc
2012-09-12 16:05:18 +00:00
parent 095adbc7e5
commit f795bf63c4
5 changed files with 61 additions and 49 deletions
Download Patch File Download Diff File Expand all files Collapse all files

74
src/experiments/rampage/experiment.cc
View File

@ -43,56 +43,42 @@ bool RAMpageExperiment::run()
MemWriteListener l_mem1(addr1);
MemoryManager& mm = simulator.getMemoryManager();
while (true) {
simulator.addListener(&l_mem1);
simulator.resume();
unsigned char data = mm.getByte(addr1);
#if 1
//data |= 1 << bit1; // stuck-to-1
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit1); // stuck-to-0
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit2); // coupling bit2 := bit1
data |= ((data & (1 << bit1)) != 0) << bit2;
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit2); // coupling bit2 := !bit1
data |= ((data & (1 << bit1)) == 0) << bit2;
mm.setByte(addr1, data);
#elif 0
unsigned char data2 = mm.getByte(addr2);
data2 &= ~(1 << bit2); // coupling addr2:bit2 := !addr1:bit1
data2 |= ((data & (1 << bit1)) == 0) << bit2;
mm.setByte(addr2, data2);
#endif
log << "access to addr 0x" << std::hex << addr1 << ", FI!" << endl;
}
/*
MemWriteListener l_mem2(addr2);
log << "startup" << endl;
IOPortListener l_io(0x2f8, true); // ttyS1 aka COM2
simulator.addListener(&l_mem1);
simulator.addListener(&l_mem2);
simulator.addListener(&l_io);
while (true) {
MemWriteListener *l = static_cast<MemWriteListener*>(simulator.resume());
simulator.addListener(l);
address_t target;
BaseListener *l = simulator.resume();
if (l == &l_mem1) {
target = addr2;
} else {
target = addr1;
simulator.addListener(&l_mem1);
unsigned char data = mm.getByte(addr1);
#if 1
data |= 1 << bit1; // stuck-to-1
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit1); // stuck-to-0
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit2); // coupling bit2 := bit1
data |= ((data & (1 << bit1)) != 0) << bit2;
mm.setByte(addr1, data);
#elif 0
data &= ~(1 << bit2); // coupling bit2 := !bit1
data |= ((data & (1 << bit1)) == 0) << bit2;
mm.setByte(addr1, data);
#elif 0
unsigned char data2 = mm.getByte(addr2);
data2 &= ~(1 << bit2); // coupling addr2:bit2 := !addr1:bit1
data2 |= ((data & (1 << bit1)) == 0) << bit2;
mm.setByte(addr2, data2);
#endif
log << "access to addr 0x" << std::hex << addr1 << ", FI!" << endl;
} else if (l == &l_io) {
simulator.addListener(&l_io);
std::cout << l_io.getData() << std::endl;
}
unsigned char data = simulator.getMemoryManager().getByte(l->getWatchAddress());
data ^= (
}
*/
return true;
}