T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
6
scripts/t32cmm/armm3/t32term.cmm
Normal file
6
scripts/t32cmm/armm3/t32term.cmm
Normal file
@ -0,0 +1,6 @@
|
||||
; This is currently output only, to support input we'd need a separate buffer
|
||||
TERM.METHOD BUFFERE e:_ZN2hw3hal7T32Term9OutBufferE e:_ZN2hw3hal7T32Term9OutBufferE
|
||||
TERM.MODE ASCII
|
||||
TERM.GATE
|
||||
|
||||
|
||||
Reference in New Issue
Block a user