T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
12
debuggers/t32/sim/demo/demoport/trans.tbl
Normal file
12
debuggers/t32/sim/demo/demoport/trans.tbl
Normal file
@ -0,0 +1,12 @@
|
||||
F DEMOPORT.C demoport.c
|
||||
F DEMOPORT.CMM demoport.cmm
|
||||
F DEMOPORT.DEF demoport.def
|
||||
F DEMOPORT.DLL demoport.dll
|
||||
F DEMOPORT.PER demoport.per
|
||||
F MAKEFILE. makefile
|
||||
F MAKEHP. makehp
|
||||
F MAKELINUX. makelinux
|
||||
F MAKESUN. makesun
|
||||
F SIMUL.C simul.c
|
||||
F SIMUL.H simul.h
|
||||
F T32.CMM t32.cmm
|
||||
Reference in New Issue
Block a user