T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
27
debuggers/t32/sim/demo/demoport/t32.cmm
Normal file
27
debuggers/t32/sim/demo/demoport/t32.cmm
Normal file
@ -0,0 +1,27 @@
|
||||
;Add some extra buttons to the toolbar
|
||||
|
||||
menu.rp
|
||||
(
|
||||
add
|
||||
toolbar
|
||||
(
|
||||
separator
|
||||
toolitem "Source/List" ":list" "Data.List"
|
||||
toolitem "Memory Dump" ":dump" "Data.dump"
|
||||
toolitem "Register" ":reg" "Register /SpotLight"
|
||||
separator
|
||||
toolitem "Watch" ":var" "Var.Watch"
|
||||
toolitem "Stack" ":varframe" "Var.Frame /l /c"
|
||||
toolitem "Automatic Watch" ":varref" "Var.Ref"
|
||||
separator
|
||||
toolitem "List Breakpoints" ":break" "Break.List"
|
||||
toolitem "List Symbols" ":symbols" "sYmbol.Browse"
|
||||
toolitem "List Tracebuffer" ":alist" "Analyzer.List"
|
||||
separator
|
||||
)
|
||||
)
|
||||
|
||||
do demoport
|
||||
|
||||
enddo
|
||||
|
||||
Reference in New Issue
Block a user