T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
7
debuggers/t32/sim/demo/demoport/demoport.def
Normal file
7
debuggers/t32/sim/demo/demoport/demoport.def
Normal file
@ -0,0 +1,7 @@
|
||||
LIBRARY DEMOPORT
|
||||
|
||||
DESCRIPTION 'TRACE32 Hardware Simulation Demoport'
|
||||
|
||||
EXPORTS
|
||||
SIMUL_Interface
|
||||
|
||||
Reference in New Issue
Block a user