T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
3
debuggers/t32/sim/armm3/nvic/nvic.def
Normal file
3
debuggers/t32/sim/armm3/nvic/nvic.def
Normal file
@ -0,0 +1,3 @@
|
||||
LIBRARY nvic
|
||||
DESCRIPTION 'TRACE32 Hardware Simulation Model'
|
||||
EXPORTS SIMUL_Interface
|
||||
Reference in New Issue
Block a user