T32 Simulator: Basic Instruction set sim for ARMM3
The T32 can simulate bare instruction sets without periphery. For the Cortex-M3 we have complete NVIC model including Systick Timer. Currently a simple CiAO can run on the simulator. TODO: - Let memlogger log all memory accesses. - Interact with FailT32 for a complete simulation/FI
This commit is contained in:
@ -2543,8 +2543,9 @@ int T32_CheckStateNotify(unsigned param1)
|
||||
|
||||
case T32_E_BREAK:
|
||||
{
|
||||
int state, err;
|
||||
err = T32_GetState(&state);
|
||||
int state;
|
||||
//, err;
|
||||
/*err =*/ T32_GetState(&state);
|
||||
switch (state) {
|
||||
case 0: break; /* system down */
|
||||
case 1: break; /* system halted */
|
||||
|
||||
Reference in New Issue
Block a user