debuggers: import openocd-0.7.0
Initial check-in of openocd-0.7.0 as it can be downloaded from http://sourceforge.net/projects/openocd/files/openocd/0.7.0/ Any modifications will follow. Change-Id: I6949beaefd589e046395ea0cb80f4e1ab1654d55
This commit is contained in:
29
debuggers/openocd/tcl/board/hilscher_nxsb100.cfg
Normal file
29
debuggers/openocd/tcl/board/hilscher_nxsb100.cfg
Normal file
@ -0,0 +1,29 @@
|
||||
################################################################################
|
||||
# Author: Michael Trensch (MTrensch@googlemail.com)
|
||||
################################################################################
|
||||
|
||||
source [find target/hilscher_netx500.cfg]
|
||||
|
||||
reset_config trst_and_srst
|
||||
adapter_nsrst_delay 500
|
||||
jtag_ntrst_delay 500
|
||||
|
||||
$_TARGETNAME configure -work-area-virt 0x1000 -work-area-phys 0x1000 -work-area-size 0x4000 -work-area-backup 1
|
||||
|
||||
$_TARGETNAME configure -event reset-init {
|
||||
halt
|
||||
|
||||
arm7_9 fast_memory_access enable
|
||||
arm7_9 dcc_downloads enable
|
||||
|
||||
sdram_fix
|
||||
|
||||
puts "Configuring SDRAM controller for MT48LC2M32 (8MB) "
|
||||
mww 0x00100140 0
|
||||
mww 0x00100144 0x03C23251
|
||||
mww 0x00100140 0x030D0001
|
||||
|
||||
}
|
||||
|
||||
init
|
||||
reset init
|
||||
Reference in New Issue
Block a user