Fail* directories reorganized, Code-cleanup (-> coding-style), Typos+comments fixed.
git-svn-id: https://www4.informatik.uni-erlangen.de/i4svn/danceos/trunk/devel/fail@1321 8c4709b5-6ec9-48aa-a5cd-a96041d1645a
This commit is contained in:
adrian
249
simulators/bochs/instrument/example1/instrument.h
Normal file
249
simulators/bochs/instrument/example1/instrument.h
Normal file
@ -0,0 +1,249 @@
|
||||
/////////////////////////////////////////////////////////////////////////
|
||||
// $Id$
|
||||
/////////////////////////////////////////////////////////////////////////
|
||||
//
|
||||
// Copyright (c) 2006-2009 Stanislav Shwartsman
|
||||
// Written by Stanislav Shwartsman [sshwarts at sourceforge net]
|
||||
//
|
||||
// This library is free software; you can redistribute it and/or
|
||||
// modify it under the terms of the GNU Lesser General Public
|
||||
// License as published by the Free Software Foundation; either
|
||||
// version 2 of the License, or (at your option) any later version.
|
||||
//
|
||||
// This library is distributed in the hope that it will be useful,
|
||||
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
// Lesser General Public License for more details.
|
||||
//
|
||||
// You should have received a copy of the GNU Lesser General Public
|
||||
// License along with this library; if not, write to the Free Software
|
||||
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
|
||||
|
||||
// possible types passed to BX_INSTR_TLB_CNTRL()
|
||||
#define BX_INSTR_MOV_CR3 10
|
||||
#define BX_INSTR_INVLPG 11
|
||||
#define BX_INSTR_TASKSWITCH 12
|
||||
|
||||
// possible types passed to BX_INSTR_CACHE_CNTRL()
|
||||
#define BX_INSTR_INVD 20
|
||||
#define BX_INSTR_WBINVD 21
|
||||
|
||||
// possible types passed to BX_INSTR_FAR_BRANCH()
|
||||
#define BX_INSTR_IS_CALL 10
|
||||
#define BX_INSTR_IS_RET 11
|
||||
#define BX_INSTR_IS_IRET 12
|
||||
#define BX_INSTR_IS_JMP 13
|
||||
#define BX_INSTR_IS_INT 14
|
||||
#define BX_INSTR_IS_SYSCALL 15
|
||||
#define BX_INSTR_IS_SYSRET 16
|
||||
#define BX_INSTR_IS_SYSENTER 17
|
||||
#define BX_INSTR_IS_SYSEXIT 18
|
||||
|
||||
// possible types passed to BX_INSTR_PREFETCH_HINT()
|
||||
#define BX_INSTR_PREFETCH_NTA 0
|
||||
#define BX_INSTR_PREFETCH_T0 1
|
||||
#define BX_INSTR_PREFETCH_T1 2
|
||||
#define BX_INSTR_PREFETCH_T2 3
|
||||
|
||||
|
||||
#if BX_INSTRUMENTATION
|
||||
|
||||
class bxInstruction_c;
|
||||
|
||||
void bx_instr_init_env(void);
|
||||
void bx_instr_exit_env(void);
|
||||
void bx_instr_initialize(unsigned cpu);
|
||||
|
||||
// maximum size of an instruction
|
||||
#define MAX_OPCODE_SIZE 16
|
||||
|
||||
// maximum physical addresses an instruction can generate
|
||||
#define MAX_DATA_ACCESSES 1024
|
||||
|
||||
class bxInstrumentation {
|
||||
public:
|
||||
|
||||
bx_bool valid; // is current instruction valid
|
||||
bx_bool active; // is active
|
||||
|
||||
unsigned cpu_id;
|
||||
|
||||
/* decoding */
|
||||
unsigned opcode_size;
|
||||
Bit8u opcode[MAX_OPCODE_SIZE];
|
||||
bx_bool is32, is64;
|
||||
|
||||
/* memory accesses */
|
||||
unsigned num_data_accesses;
|
||||
struct {
|
||||
bx_address laddr; // linear address
|
||||
bx_phy_address paddr; // physical address
|
||||
unsigned op; // BX_READ, BX_WRITE or BX_RW
|
||||
unsigned size; // 1 .. 8
|
||||
} data_access[MAX_DATA_ACCESSES];
|
||||
|
||||
/* branch resolution and target */
|
||||
bx_bool is_branch;
|
||||
bx_bool is_taken;
|
||||
bx_address target_linear;
|
||||
|
||||
public:
|
||||
bxInstrumentation(): valid(0), active(0) {}
|
||||
|
||||
void set_cpu_id(unsigned cpu) { cpu_id = cpu; }
|
||||
|
||||
void activate() { active = 1; }
|
||||
void deactivate() { active = 0; }
|
||||
void toggle_active() { active = !active; }
|
||||
bx_bool is_active() const { return active; }
|
||||
|
||||
void bx_instr_reset(unsigned type);
|
||||
void bx_instr_new_instruction();
|
||||
|
||||
void bx_instr_cnear_branch_taken(bx_address new_eip);
|
||||
void bx_instr_cnear_branch_not_taken();
|
||||
void bx_instr_ucnear_branch(unsigned what, bx_address new_eip);
|
||||
void bx_instr_far_branch(unsigned what, Bit16u new_cs, bx_address new_eip);
|
||||
|
||||
void bx_instr_opcode(const Bit8u *opcode, unsigned len, bx_bool is32, bx_bool is64);
|
||||
|
||||
void bx_instr_interrupt(unsigned vector);
|
||||
void bx_instr_exception(unsigned vector, unsigned error_code);
|
||||
void bx_instr_hwinterrupt(unsigned vector, Bit16u cs, bx_address eip);
|
||||
|
||||
void bx_instr_mem_data_access(unsigned seg, bx_address offset, unsigned len, unsigned rw);
|
||||
|
||||
private:
|
||||
void branch_taken(bx_address new_eip);
|
||||
};
|
||||
|
||||
void bx_instr_init(unsigned cpu);
|
||||
|
||||
extern bxInstrumentation *icpu;
|
||||
|
||||
/* initialization/deinitialization of instrumentalization*/
|
||||
#define BX_INSTR_INIT_ENV() bx_instr_init_env()
|
||||
#define BX_INSTR_EXIT_ENV() bx_instr_exit_env()
|
||||
|
||||
/* simulation init, shutdown, reset */
|
||||
#define BX_INSTR_INITIALIZE(cpu_id) bx_instr_initialize(cpu_id);
|
||||
#define BX_INSTR_EXIT(cpu_id)
|
||||
#define BX_INSTR_RESET(cpu_id, type) icpu[cpu_id].bx_instr_reset(type)
|
||||
#define BX_INSTR_HLT(cpu_id)
|
||||
#define BX_INSTR_MWAIT(cpu_id, addr, len, flags)
|
||||
|
||||
#define BX_INSTR_NEW_INSTRUCTION(cpu_id) icpu[cpu_id].bx_instr_new_instruction()
|
||||
|
||||
/* called from command line debugger */
|
||||
#define BX_INSTR_DEBUG_PROMPT()
|
||||
#define BX_INSTR_DEBUG_CMD(cmd)
|
||||
|
||||
/* branch resoultion */
|
||||
#define BX_INSTR_CNEAR_BRANCH_TAKEN(cpu_id, new_eip) icpu[cpu_id].bx_instr_cnear_branch_taken(new_eip)
|
||||
#define BX_INSTR_CNEAR_BRANCH_NOT_TAKEN(cpu_id) icpu[cpu_id].bx_instr_cnear_branch_not_taken()
|
||||
#define BX_INSTR_UCNEAR_BRANCH(cpu_id, what, new_eip) icpu[cpu_id].bx_instr_ucnear_branch(what, new_eip)
|
||||
#define BX_INSTR_FAR_BRANCH(cpu_id, what, new_cs, new_eip) icpu[cpu_id].bx_instr_far_branch(what, new_cs, new_eip)
|
||||
|
||||
/* decoding completed */
|
||||
#define BX_INSTR_OPCODE(cpu_id, opcode, len, is32, is64) \
|
||||
icpu[cpu_id].bx_instr_opcode(opcode, len, is32, is64)
|
||||
|
||||
/* exceptional case and interrupt */
|
||||
#define BX_INSTR_EXCEPTION(cpu_id, vector, error_code) \
|
||||
icpu[cpu_id].bx_instr_exception(vector, error_code)
|
||||
|
||||
#define BX_INSTR_INTERRUPT(cpu_id, vector) icpu[cpu_id].bx_instr_interrupt(vector)
|
||||
#define BX_INSTR_HWINTERRUPT(cpu_id, vector, cs, eip) icpu[cpu_id].bx_instr_hwinterrupt(vector, cs, eip)
|
||||
|
||||
/* TLB/CACHE control instruction executed */
|
||||
#define BX_INSTR_CLFLUSH(cpu_id, laddr, paddr)
|
||||
#define BX_INSTR_CACHE_CNTRL(cpu_id, what)
|
||||
#define BX_INSTR_TLB_CNTRL(cpu_id, what, new_cr3)
|
||||
#define BX_INSTR_PREFETCH_HINT(cpu_id, what, seg, offset)
|
||||
|
||||
/* execution */
|
||||
#define BX_INSTR_BEFORE_EXECUTION(cpu_id, i)
|
||||
#define BX_INSTR_AFTER_EXECUTION(cpu_id, i)
|
||||
#define BX_INSTR_REPEAT_ITERATION(cpu_id, i)
|
||||
|
||||
/* memory access */
|
||||
#define BX_INSTR_LIN_ACCESS(cpu_id, lin, phy, len, rw)
|
||||
|
||||
#define BX_INSTR_MEM_DATA_ACCESS(cpu_id, seg, offset, len, rw) \
|
||||
icpu[cpu_id].bx_instr_mem_data_access(seg, offset, len, rw)
|
||||
|
||||
/* called from memory object */
|
||||
#define BX_INSTR_PHY_WRITE(cpu_id, addr, len)
|
||||
#define BX_INSTR_PHY_READ(cpu_id, addr, len)
|
||||
|
||||
/* feedback from device units */
|
||||
#define BX_INSTR_INP(addr, len)
|
||||
#define BX_INSTR_INP2(addr, len, val)
|
||||
#define BX_INSTR_OUTP(addr, len, val)
|
||||
|
||||
/* wrmsr callback */
|
||||
#define BX_INSTR_WRMSR(cpu_id, addr, value)
|
||||
|
||||
#else // BX_INSTRUMENTATION
|
||||
|
||||
/* initialization/deinitialization of instrumentalization */
|
||||
#define BX_INSTR_INIT_ENV()
|
||||
#define BX_INSTR_EXIT_ENV()
|
||||
|
||||
/* simulation init, shutdown, reset */
|
||||
#define BX_INSTR_INITIALIZE(cpu_id)
|
||||
#define BX_INSTR_EXIT(cpu_id)
|
||||
#define BX_INSTR_RESET(cpu_id, type)
|
||||
#define BX_INSTR_HLT(cpu_id)
|
||||
#define BX_INSTR_MWAIT(cpu_id, addr, len, flags)
|
||||
#define BX_INSTR_NEW_INSTRUCTION(cpu_id)
|
||||
|
||||
/* called from command line debugger */
|
||||
#define BX_INSTR_DEBUG_PROMPT()
|
||||
#define BX_INSTR_DEBUG_CMD(cmd)
|
||||
|
||||
/* branch resoultion */
|
||||
#define BX_INSTR_CNEAR_BRANCH_TAKEN(cpu_id, new_eip)
|
||||
#define BX_INSTR_CNEAR_BRANCH_NOT_TAKEN(cpu_id)
|
||||
#define BX_INSTR_UCNEAR_BRANCH(cpu_id, what, new_eip)
|
||||
#define BX_INSTR_FAR_BRANCH(cpu_id, what, new_cs, new_eip)
|
||||
|
||||
/* decoding completed */
|
||||
#define BX_INSTR_OPCODE(cpu_id, opcode, len, is32, is64)
|
||||
|
||||
/* exceptional case and interrupt */
|
||||
#define BX_INSTR_EXCEPTION(cpu_id, vector, error_code)
|
||||
#define BX_INSTR_INTERRUPT(cpu_id, vector)
|
||||
#define BX_INSTR_HWINTERRUPT(cpu_id, vector, cs, eip)
|
||||
|
||||
/* TLB/CACHE control instruction executed */
|
||||
#define BX_INSTR_CLFLUSH(cpu_id, laddr, paddr)
|
||||
#define BX_INSTR_CACHE_CNTRL(cpu_id, what)
|
||||
#define BX_INSTR_TLB_CNTRL(cpu_id, what, new_cr3)
|
||||
#define BX_INSTR_PREFETCH_HINT(cpu_id, what, seg, offset)
|
||||
|
||||
/* execution */
|
||||
#define BX_INSTR_BEFORE_EXECUTION(cpu_id, i)
|
||||
#define BX_INSTR_AFTER_EXECUTION(cpu_id, i)
|
||||
#define BX_INSTR_REPEAT_ITERATION(cpu_id, i)
|
||||
|
||||
/* memory access */
|
||||
#define BX_INSTR_LIN_ACCESS(cpu_id, lin, phy, len, rw)
|
||||
|
||||
/* memory access */
|
||||
#define BX_INSTR_MEM_DATA_ACCESS(cpu_id, seg, offset, len, rw)
|
||||
|
||||
/* called from memory object */
|
||||
#define BX_INSTR_PHY_WRITE(cpu_id, addr, len)
|
||||
#define BX_INSTR_PHY_READ(cpu_id, addr, len)
|
||||
|
||||
/* feedback from device units */
|
||||
#define BX_INSTR_INP(addr, len)
|
||||
#define BX_INSTR_INP2(addr, len, val)
|
||||
#define BX_INSTR_OUTP(addr, len, val)
|
||||
|
||||
/* wrmsr callback */
|
||||
#define BX_INSTR_WRMSR(cpu_id, addr, value)
|
||||
|
||||
#endif // BX_INSTRUMENTATION
|
||||
Reference in New Issue
Block a user